*XVII IMEKO World Congress Metrology in the 3rd Millennium June 22*−*27, 2003, Dubrovnik, Croatia*

# **PROGRAMABLE SYSTEM FOR LOW FREQUENCY NOISE MEASUREMENTS IN MICROELECTRONICS DEVICES CONTACTED BY POINT PROBES**

*Arkadiusz Szewczyk1), Ludwik Spiralski1), Gérard Ghibaudo2), Gilles Reimbold 3), and J. A. Chroboczek 3)*

<sup>1)</sup>Gdansk University of Technology, Department of Measuring Instrumentation, Poland, 2) Institut de Microélectronique, Electromagnétisme et Photonique, ENSERG, Grenoble, France, 3)Laboratoire d'Electronique et de Technologie de l'Information, CEA Grenoble, France.

**Abstract** − A novel system for low frequency noise, LFN, wafer-level (point probe) measurements and a method of the system calibration with the thermal noise of resistances are discussed. We also present some LFN data on MOSFETs as an example of implementing the LFN measurement technique for the device quality diagnostics.

**Keywords**: Noise measurements, MOSFET

## 1. INTRODUCTION

The signal to noise ratio is known to decrease with the device miniaturization. A continued reduction in their dimensions will inevitably necessitate taking measures towards the noise reduction. Studies of the LFN serve for the diagnostics of the field effect and bipolar transistors, MOSFETs and BJTs and provide indications for the device improvement. In the MOSFETs the power spectral density, PSD, of drain current,  $I_d$ , fluctuations is routinely used for evaluating the density of slow interface states,  $N_{\rm st}$ , [1, 2], which we shall briefly describe here as an illustration of the operation of the programmable point probe noise measuring system, 3PNMS, that we present in this paper.

#### 2. MEASUREMENT SET-UP

The renewed interest in the LFN measurements in transistors is linked with the equipment development (e.g. [3-5]). The 3PNMS [5-7] is, to our knowledge, the first LFN measurement system, which is both, fully programmable and immune to computer-generated electrical perturbations in the wafer-level (point probe) operation.

The system consists of a probe station, featuring four floating coaxial point probes, mounted on XYZ stages of micro-manipulators for device contacting, and the biasing and data acquisition electronics system (Fig. 1). The system's electronics is comprised of a (i) computer, equipped with an analogue-to-digital converter, ADC, card and a universal digital-lines output card, and (ii) computercontrolled current/voltage converter (I/V converter) whose inputs can be remotely biased (Fig. 2.) [5-7]. Henceforth we shall refer to the latter as a programmable biasing amplifier, PBA.



Fig. 1 Schematic diagram of the measurement set-up



Fig. 2 Schematic diagram of the programmable biasing amplifier (PBA)

Fig. 2 presents the simplified version of the PBA, with a single input, for current measurements and DUT biasing. For the transistor characterization, a two-input version of the PBA was developed (PBA2). It features the biasing of two inputs, 1 and 2 (e.g. for drain and gate connections) and provides a current measurement in Input 1 alone [7]. The both inputs are triaxial, with guard potential applied to their inner shields (connected to the respective probe shells), in order to reduce the cable leakage and their effective capacity [8]. Input 2 provides  $V_g$ , with no current measured, whereas  $I_d$ , forced by the bias  $V_d$ , is measured in Input 1. The current amplifier gain,  $G_{DC}=R_f$ , is software-selected so as the optimal device-noise/system-noise ratio is maintained, with

 $V<sub>out</sub>$  below the saturation value of the current amplifier. The proper  $R_f$  value is selected using bi-stable relays whose state is changed by digital signals, from a digital output PC card.

In the set-up the Cascade Microtech probes, installed on XYZ manipulators are used. In order to eliminate effects of external disturbances (such as mechanical shocks or EM interferences), the probe station is placed on the antivibration stone table and shielded. The shield ground and the system common are electrically separated. A considerable care has been taken to the cable layout in order to eliminate the ground loop effects.

The data is stored by a National Instrument DSA4452 card [9] plugged in the computer. The card has four analogue inputs, which serve for the alternative, AC, and direct, DC, current measurements for monitoring the biasing potentials applied to the terminals of the device under test (DUT). Each input channel of the DSA4452 is independently configured (e.g. its amplification, input range, the data acquisition parameters are all software-controlled).

The application for controlling the measurement set-up was developed using the National Instrument LabView environment. The application controls the biasing of the DUT, PBA's gain, data acquisition and analyzing, including results presentation and storage in text files.

The static characteristic measurement algorithm allows for a variation of one of the biasing voltages  $(V<sub>b</sub>$  for BJTs and  $V<sub>g</sub>$  for the FETs), leaving the bias on the second input constant  $(V_c$  and  $V_d$  respectively). The DUT current is measured for each biasing point on Input 1 of the PBA2. The software enables computer control/monitoring of only two values: one being the device bias voltage and the second the current flowing through Input 1 of PBA2. The static characteristic of the DUT is measured step-wise in a range of biasing voltages defined by the user. The measured characteristic is displayed in real-time on the application panel's graphical display. The noise measurement subapplication can be activated at each biasing point used for the static measurement.

The time-domain signal is digitized and then used for calculating a Fourier-transform (using a fast Fourier transform, FFT, algorithm). The averaged PSD function is subsequently presented in a sub-application graphic display and the PSD value at a selected frequency is returned and sent to the result array, together with respective static data. After finishing the measurement for a requested bias range, the result array is automatically stored in a text file. The single spectra for each biasing voltage can be also stored in a text file for a further processing.

When used in the automatic measuring mode, the system can store averaged PSD spectra of drain current fluctuations at drain current range  $10^{-10}$ A<I<sub>d</sub><10<sup>-4</sup>A, with a default storage of PSD values  $S_{Id}$ , measured at an arbitrary selected frequency,  $f_0$  (here 10Hz) in a text file, whose i-th line has the following format ( $V_{gi}$ ,  $I_{di}$ ,  $S_{Idi}$ ,  $G_{dci}$ ,  $V_{d}$ ,  $f_{0}$ ). The file can be further used for determining the interface density of defects responsible for the noise generation [1, 2]. The latter involves extracting from the data the 1/f noise component, by subtraction from  $S<sub>Idi</sub>$  the appropriate PSD values measured at  $I_d=0$ . No operator's intervention is needed during the LFN measurements, but the monitoring of  $V_d$ ,  $V_g$ ,

 $I_d(V_g)$ , and the spectra is provided in real time, via virtual instrument panels.

Several series of tests were performed in order to examine the systems reliability in noise measurements. The tests comprised both, static and noise measurements on the electronic elements, wire-bonded, and contacted on the wafer. In Fig. 3 we present some data for the PSD measurements taken on encapsulated and probe-contacted MOS devices, originating from identical wafers. The noise generation in the point probes proved to be negligible, as the results obtained on encapsulated devices matched those measured on their wafer-level counterparts.



Fig. 3 The PSD of the drain current fluctuations  *drain current,*  $I_d$ taken on the wafer level (two transistors) and on an encapsulated device

The system was calibrated with thermal noise of resistors treated as reference. A schematic diagram of the calibration circuit is presented in Fig. 4.



Fig. 4 The basic circuit diagram for calibrating the I/V converter with a thermal noise

Neglecting the inherent noise of the operational amplifier, the power spectral density of the input-referred current noise is [10,11]

$$
S_{in} = 4kT(1/R_f + 1/R_g),
$$
 (1)  
then the power spectral density of the output voltage is

$$
S_{Vout} = 4kTR_f^2 (1/R_f + 1/R_g).
$$
 (2)

The calibration method was verified experimentally by measurements of the output noise voltage for various values of R<sub>g</sub> (10k $\Omega$  to 100M $\Omega$ ) and R<sub>f</sub> (10k $\Omega$  to 100M $\Omega$ ). Fig. 5 shows the measured and calculated with (2) values for each pair of  $R<sub>g</sub>$  and  $R<sub>f</sub>$ . The analysis of the results allowed evaluating the influence of the system's inherent noise on the measurements.



Fig. 5 The illustration of the system inherent noise influence on calibration with thermal noise. Surface - calculated values (Eq.(2)), mesh - experimental results for R<sub>f</sub> (10<sup>3</sup> Ω to 10<sup>8</sup> Ω) on X axis and  $R_g (10^8 \Omega \text{ to } 10^3 \Omega)$  on Y axis

It was experimentally established that the inherent noise influence on calibration results is lower than 5% for all values od R<sub>f</sub> for 100MΩ>Rg>10MΩ.

## 3. EXPERIMENTAL RESULTS AND DISCUSSION

The test devices were fabricated using a standard 50nm nMOSFETs process. The description and characteristics of the devices have been presented elsewhere (see [12,13] and references therein).

Using the 3PNMS the static and noise measurement were taken on devices for the drain current range from  $10^{-10}$ A to  $10^{-4}$ A at V<sub>d</sub>=50mV. Using the FFT algorithm, the power spectral density, PSD of the I<sub>d</sub> fluctuations was calculated and its value for frequency f=10Hz was stored with corresponding  $I_d$  and gate voltage,  $V_g$  values for further processing. Fig. 6 shows the PSD of  $I_d$  fluctuations for four thin gate oxide MOSFETs of the same type. As it can be seen, the reproducibility of the results is satisfactory.



Fig. 6 The power spectral density,  $S_{Id}$  of the  $I_d$  fluctuations as a function of the I<sub>d</sub>; devices  $t_{ox}$ =25Å, W=L=10 $\mu$ m

The  $S_{Id}$  can be expressed as [1,2],

$$
\frac{S_{\text{Id}}}{I_d^2} = \left(\frac{S_{\text{Id}}}{I_d^2}\right)_{A\mu} + \left(\frac{S_{\text{Id}}}{I_d^2}\right)_{A\eta} + \left(\frac{S_{\text{Id}}}{I_d^2}\right)_{A\text{Ra}}.
$$
 (2)

The first term in (2) represents the noise resulting from mobility fluctuation

$$
\left(\frac{S_{ld}}{I_d^2}\right)_{\Delta\mu} = \frac{q\alpha_H}{W L Q_i f},\tag{3}
$$

 $\ddot{\phantom{1}}$ 

where *f* is the frequency,  $\alpha_H$  is a Hooge parameter and  $Q_i$  is the inversion charge[2,14].

The second term in (2) represents the carrier number fluctuation, ∆n noise. This component originates from the fluctuations in the total number of carriers in the channel and is defined as,

$$
\left(\frac{S_{Id}}{I_d}\right)_{\Delta n} = S_{\nu f b n} \left[1 + \alpha_c C_{\alpha x} \mu_{\text{eff}} \frac{I_d}{g_m}\right] \left(\frac{g_m}{I_d}\right)^2, \qquad (4)
$$

where  $\alpha_c$  is a coefficient measuring the correlated  $\Delta n$ - $\Delta \mu$ noise,  $C_{ox}$  is the electric capacity of the gate-drain capacitor,  $\mu_{eff}$  is the effective mobility,  $g_m = \partial I_d / \partial V_g$  is the transconductance, obtained from an independent static measurement and  $S_{\text{vfbn}}$  represents the flat band potential fluctuations,

$$
S_{\nu fbn} = \frac{kTq^2 N_{st}}{WLC_{ox}^2 f},\tag{5}
$$

where  $N_{st}$  (in cm<sup>-2</sup>eV<sup>-1</sup> units) is a surface density, per unit energy, of slow trap centers assumed to be localized near the  $Si-SiO<sub>2</sub>$  interface.

Finally, the last term in (2) represents the noise generated by the access resistance fluctuations. 2

$$
\left(\frac{S_{Id}}{I_d}\right)_{\Delta Ra} = S_{Ra} \left(\frac{I_d}{V_d}\right)^2 \tag{6}
$$

The contribution of each component of (2) into the total noise of the device depends on the  $I_d$  range. For low currents the ∆µ component dominates. In a middle-value current range the dominant is ∆n component, while for high current  $(I_d$  values close to saturation) the contribution of the access resistance is considerable.

Using (2) the power spectral density of the 1/f noise normalized by  $I_d^2$  was calculated. Several parameters needed for the calculation were extracted from the static measurement data. Subsequently the calculated data were compared with those obtained from the measurements. Some results of the calculation and the measurements are compared in Fig. 7.

The solid line presents the best fit of the the calculated values to the data. The data for  $I_d > 10^{-8}$ A can be accounted for by (4) and (5) with  $N_{st} \approx 10^9/\text{cm}^2 \text{eV}$ . This value is typical for good-quality  $Si/SiO<sub>2</sub>$  interfaces.



Fig. 7 Measurement (points) and simulation (line) data obtained on a MOSFET with L=W=10µm and 25Å -thick gate oxide

#### 3. CONCLUSIONS

In this paper we presented a novel computer-controlled, fully programmable system adapted for wafer-level, point probe LFN measurements. The system enables automatic measurements of static and noise characteristics of the microelectronics devices. The tests performed on various devices showed that the implementation of the point probes does not decrease the reliability of measurements.

We have demonstrated that a computer-controlled, fully programmable system for LFN measurements on a wafer– level can be successfully used for the device characterization with the LFN measurement techniques. In the MOSFETs, the trap density can be extracted from the data in terms of the existing model [1,2] of the LFN generation. The automation of the measurements enables repetitive transistor testing, providing a non-destructive, wafer-level method for the interface trap density evaluation in the MOSFETs.

## **REFERENCES**

- [1] A. L. McWhorter, "1/f Noise and Ge Surface Properties", *R.H. Kingston, Edit*. 1957, p.207.
- [2] G. Ghibaudo, "Analytical modeling of the MOS transistor", *Phys. Stat. Sol. (a)* **113**, 223 (1989).
- [3] NoisePro, Pamphlet, Celestry Design Technologies Inc., Palo Alto, USA, 1999.
- [4] A. Blaum, O. Pilloud, G. Scalea, J. Victory, F. Sischka, "A. new robust on-wafer 1/f noise measurement and

characterization system", p. 125 in *ICMTS*, (IEEE, March-2001).

- [5] J.A. Chroboczek, A. Szewczyk, and G. Piantino*,* "Low frequency noise point probe measurements on a wafer level using a novel programmable current amplifier", *INCF'2001* Gainesville, USA.
- [6] A. Szewczyk, Ph. D. Thesis, INP-Grenoble and Gdansk Techn. Univ. (available in February 2003).
- [7] J.A. Chroboczek and G. Piantino, Patent No 15075, France (effective March 28<sup>th</sup> 2003).
- [8] Keithley "Low Level Measurements. Precision DC Current, Voltage and Resistance Measurements". Keithley 5th Edition, Instruments, Inc. 1998
- [9] PCI-4451/4452 User Manual, National Instruments, 1998.
- [10] J.A. Chroboczek, "Automatic wafer-level, low-frequency noise measurement for the interface slow trap density measurements", submitted to ICMTS-2003.
- [11] Zhong Yuan Chang and W. M. C. Sansen, "Low-noise, Wide-band Amplifiers in Bipolar and CMOS Technologies", *Kluver Academic Publishers*, Dodrecht, 1991.
- [12] A. Szewczyk, T. Ernst, C. Leroux, G. Ghibaudo and J.A. Chroboczek: *Characterisation of the Gate SiO2/Channel-Si Interface in Thin-gate SiO2 MOSFETs by Low Frequency Noise and Charge Pumping Techniques*, pp. 455-458 Proc. of the  $31<sup>st</sup>$  ESSDERC 2001.
- [13] E. Josse, R. Gwoziecki, J. Alieu, C. Mourrain, D. Havond, A. Halimaoui, F. Martin, and T. Skotnicki*,* "Experiments with gate oxide scaling from 4.5nm down to 2.5nm for boosting CMOS performances", *Proc. ESSDERC98*, pp. 364-367, 1999.
- [14] F. N. Hooge, "The relation between 1/f noise and the number of electrons", *Physica*, **B162**, 344 -352, 1990.

**Authors:** Arkadiusz Szewczyk, Gdansk University of Technology, Department of Measuring Instrumentation, ul. Narutowicza 11/12, 80952 Gdansk, Poland, tel. +48 58 3471668, fax: +48 58 3416132, [szewczyk@eti.pg.gda.pl;](mailto:szewczyk@eti.pg.gda.pl;) Ludwik Spiralski, Gdansk University of Technology, Department of Measurements Instrumentation, ul. Narutowicza 11/12, 80952 Gdansk, Poland, tel. +48 58 3471504, fax: +48 58 3416132, [kapsz@eti.pg.gda.pl;](mailto:kapsz@eti.pg.gda.pl;) Gérard Ghibaudo, IMEP/ENSERG, 23, rue des Martyrs, 38016 Grenoble, cedex 16, tel. +33(0)476856058, ghibaudo@enserg.fr; Gilles Reimbold [gilles.reimbold@cea.fr,](mailto:gilles.reimbold@cea.fr) tel. +33(0)438784111 and Jan Chroboczek,  $jan.chroboczek@cea.fr, +33(0)438782196, both CEA/LETI, 17,$  $jan.chroboczek@cea.fr, +33(0)438782196, both CEA/LETI, 17,$  $jan.chroboczek@cea.fr, +33(0)438782196, both CEA/LETI, 17,$ rue des Martyrs, 38054 Grenoble, cedex 9, France, fax +33(0)438785140.