

A 14-BIT BANDPASS MASH SIGMA-DELTA PIPELINE A/D CONVERTER

S. Marabelli⁽¹⁾, A. Fornasari⁽¹⁾, P. Malcovati⁽¹⁾ and F. Maloberti^(1, 2)

⁽¹⁾ Dept. of Electrical Engineering, University of Pavia, Via Ferrata 1, 27100 Pavia, Italy

Tel. +39 0382 505205, Fax. +39 0382 505677

E-Mail: {s.marabelli, a.fornasari, p.malcovati}@ele.unipv.it

⁽²⁾ Dept. of Electrical Engineering, University of Texas at Dallas, PO Box 830688, Richardson, TX 75083-0688, USA

Tel. +39 0382 505205, Fax. +39 0382 505677

E-Mail: franco.maloberti@utdallas.edu

Keywords: *Bandpass $\Sigma\Delta$ modulator, MASH $\Sigma\Delta$ modulator, A/D converter*

ABSTRACT

In this paper a two stage bandpass MASH (multi-stage noise shaping) sigma-delta ($\Sigma\Delta$) modulator is presented. A resolution of 14 bits has been achieved over a 5 MHz band around an intermediate frequency (IF) of 20 MHz with a clock frequency of 80 MHz. This performance is obtained using a 6-th order bandpass $\Sigma\Delta$ modulator followed by a 10 bit pipeline converter. The proposed circuit has been extensively simulated, both at behavioral and at circuit level, and results are illustrated.

1. INTRODUCTION

Direct analog-to-digital (A/D) conversion of band-limited signals centered at intermediate frequency (IF) by oversampling converters is becoming very popular in telecommunication systems, especially in wide-band base transceiver station (BTS) receivers based on the software radio (SWR) technique [1]. These A/D converters (ADCs) have to achieve challenging specifications, particularly in terms of signal-to-noise ratio (SNR), sampling jitter and spurious-free dynamic range (SFDR). The most important specifications of such an A/D converter are summarized in Tab. 1.

Multi-bit bandpass sigma-delta ($\Sigma\Delta$) modulators are typically used for these applications, since they allow us to digitize only the band of interest around IF. However, the large signal bandwidth typical of third generation mobile communication systems limits the available oversampling ratio to fairly low values. Therefore, in order to achieve the required resolution, we have to use either high-order modulators or a large number of bits in the quantizer. Both of these solutions impose severe constraints either on stability or linearity, thus making the design quite challenging.

| <i>Parameter</i> | <i>Value</i> |
|--|-------------------------|
| Resolution | 14 bit |
| Bandwidth | 5 MHz |
| Center frequency (<i>IF</i>) | 20 MHz |
| Sampling frequency | 80 MHz |
| Signal-to-noise and distortion ratio (<i>SNDR</i>) | 80 dB |
| Spurious-free dynamic range (<i>SFDR</i>) | 90 dB |
| Input voltage range | 1 V _{pp, diff} |

Table 1. Specifications of an A/D converter for third generation base transceiver stations

2. A/D CONVERTER ARCHITECTURE

MASH architectures [2, 3] ideally allow the actual order of the $\Sigma\Delta$ modulator loops to be reduced without losing the high-order noise shaping effect or the equivalent resolution of the quantizer to be increased without introducing linearity problems. In particular a MASH L -0 architecture, consisting of an L -th order $\Sigma\Delta$ modulator followed by an N bit pipeline A/D converter, as shown in Fig. 1, appears very promising for the considered applications [4].

In this architecture, the quantization noise of the $\Sigma\Delta$ modulator, converted into the digital domain by the pipeline ADC, is subtracted from the output of the $\Sigma\Delta$ modulator, after being filtered by a digital replica of the $\Sigma\Delta$ modulator noise transfer function, leading to

$$\begin{aligned} Out &= STF(z)In + NTF(z)\epsilon_{\Sigma\Delta} \quad , \quad (1) \\ &- (\epsilon_{\Sigma\Delta} + \epsilon_{PL})NTF_D(z) \\ &= STF(z)V_{in} + \epsilon_{PL}NTF(z) \end{aligned}$$

where $\epsilon_{\Sigma\Delta}$ and ϵ_{PL} denote the quantization noise of the $\Sigma\Delta$ modulator and of the pipeline converter, respectively,

The noise transfer function of the $\Sigma\Delta$ modulator has been optimized to minimize the quantization noise in the 5 MHz bandwidth, leading to

$$NTF(z) = \frac{1 + 2.9z^{-2} + 2.9z^{-4} + z^{-6}}{1 + 2.15z^{-2} + 1.65z^{-4} + 0.45z^{-6}} \quad (2)$$

$$STF(z) = \frac{-0.05z^{-4}}{1 + 2.15z^{-2} + 1.65z^{-4} + 0.45z^{-6}}$$

The corresponding values of the $\Sigma\Delta$ modulator coefficients are: $a_1 = 0.5$, $a_2 = 0.2$, $a_3 = 0.75$, $b_1 = 0.5$, $c_1 = 0.1$, $c_2 = 1$, $c_3 = 1$ and $g = 0.1$.

The pipeline ADC consists of eight stages resolving 1.5 bits each and one stage resolving 2 bits. The schematic of the 1.5-bit pipeline stage is illustrated in Fig. 3 [5]. During clock phase 1 the input signal is sampled onto capacitors C_f and C_s connected in parallel and by the 1.5-bit flash ADC. During clock phase 2 capacitor C_f is connected in feedback around the operational amplifier, while capacitor C_s is connected by the DAC switches either to $+V_{ref}$, $-V_{ref}$ or zero, depending on the output of the ADC.




Figure 3. Schematic of the 1.5 bit pipeline stage

The MASH A/D converter has been realized with the switched-capacitor technique using the single operational amplifier resonators illustrated in Fig. 4.




Figure 4. Schematic of the single operational amplifier resonator used

In this structure the resonator transfer function

$$R(z) = -\frac{C_s}{C_i} \frac{1}{1 + z^{-2}} \quad (3)$$

is obtained using two different integration paths sharing the same operational amplifier. This system allows, of course, power consumption saving, but can suffer from mismatches between the paths. In fact, odd and even samples are integrated, using the same operational amplifier, on different capacitors (with the same nominal value).

Nevertheless, extensive Monte Carlo simulation have confirmed that realistic mismatch among capacitors does not influence the overall converter resolution. In higher resolution applications the problem could become more significant and the use of two operational amplifier resonators is recommended.

The operational amplifier used is based on a two stage architecture with Miller compensation.

4. SIMULATION RESULTS

The proposed circuit has been extensively simulated, both at behavioral level and at circuit level. The power spectral densities (*PSD*) of the $\Sigma\Delta$ modulator and of the MASH structure, as well as the *SNR* as a function of the signal amplitude are shown in Fig. 5. and in Fig. 6, respectively.

Particular attention has been taken to understand the effect on the converter behavior of differences between the actual coefficients values and the ideal ones. The proposed structure has shown a good robustness against errors as large as 0.1%. For larger errors the difference between the effective $\Sigma\Delta$ modulator noise transfer function and its digital replica becomes relevant, reducing the resolution to less than 12 bits for 1% errors.

If required, in order to maximize the matching between *NTF* and *NTF_D*, an adaptive filter can be used to implement *NTF_D*. The adaptation can be performed by injecting a pseudo-random test signal at the input of the $\Sigma\Delta$ modulator quantizer, extracting its power at the output by correlation with the same pseudo-random sequence and using the LMS algorithm to vary the digital filter coefficients in order to minimize it, as shown in Fig. 7 [6, 7, 8].

5. CONCLUSIONS

In this paper a two stage bandpass MASH $\Sigma\Delta$ modulator has been presented. A resolution of 14 bits has been achieved over a 5 MHz band around an IF of 20 MHz with a clock frequency of 80 MHz. This performance has been obtained using a 6-th order bandpass $\Sigma\Delta$ modulator followed by a 10 bit pipeline converter. The simulation results achieved demonstrate the validity of the proposed approach, making this solution very attractive for the im-





Figure 5. PSD of the $\Sigma\Delta$ modulator and of the MASH structure,




Figure 6. SNR as a function of the signal amplitude of the proposed A/D converter




Figure 7. Coefficient mismatch cancellation technique

plementation of the A/D converters for IF sampling in third generation telecommunication systems.

REFERENCES

- [1] B. Schweber, "Converters Restructure communications architectures", *EDN*, pp. 51-64, Aug. 1995.
- [2] S.R. Norsworthy, R. Schreier, G. C. Temes, *Delta Sigma Data Converters – Theory Design and Simulation*, IEEE Press, 1997.
- [3] K.T. Tiew, A.J. Payne, P.Y.K. Cheung, "Novel implementation of 6th order MASH delta-sigma modulators for wideband and multi-standard applications", *Proc. of Int. Symp. on VLSI Tech., Syst., and Appl. '01*, pp. 129-132, 2001.
- [4] T.L. Brooks, D.H. Robertson, D.F. Kelly, A. Del Muro, S.W. Harston, "A cascaded $\Sigma\Delta$ pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR", *IEEE J. Solid State Circuits*, vol. 32, pp. 1896-1906, Dec. 1997.
- [5] S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications", *IEEE Trans. on Circ. and Syst. II*, vol. 39, pp. 516-523, 1992.
- [6] G. Cauwenberghs, G. C. Temes, "Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration", *IEEE Trans. on Circ. and Syst. II*, vol. 47, pp. 621-628, 2000.
- [7] P. Kiss, J. Silva, A. Wiesbauer, T. Sun, Un-Ku Moon, J.T. Stonick, G.C. Temes, "Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection", *IEEE Trans. on Circ. and Syst. II*, vol. 47, pp. 629-638, 2000.
- [8] X. Wang, U. Moon, M. Liu, G.C. Temes, "Digital correlation technique for the estimation and correction of DAC errors in multibit MASH $\Delta\Sigma$ ADCs", *Proc. of IEEE ISCAS '02*, vol. 4, pp. 691-694, 2002.